## Notice of References Cited

Application/Control No. 10/010,238	Applicant(s)/Patent Under Reexamination BLATT ET AL.		
Examiner	Art Unit		
Thomas H. Stevens	2123	Page 1 of 1	

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,397,172	05-2002	Gurney, David J.	703/14
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	к	US-			
	٦	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Bogliolo et al., "Gate-Level Power and Current Simulation of CMOS Integrated Circuits" 1997 IEEE pg. 473-488.
	V	Brown et al., "Overview of Complementary GaAs Technology for High-Speed VLSI Circuits" 1998 IEEE pg.47-51.
	w	Bogliolo et al., "Node Sampling: a Robust RTL Power Modeling Approach" 1998 ACM pg.461-467.
	x	Gupta et al., "Analytical Models for RTL Power Estimation of Combinational and Sequential Circuits" 2000 IEEE pg. 808-813.

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.